

Logic design with FPGAs

Synchronous logic and logic synthesis
 BASYS2 FPGA board
 Spartan FPGA
 Xilinx ISE WebPACK
 Verilog & Gateway "HelloWorld" exercise

T. Delbruck, Electronics for Physicists II (Digital)

Digital computation

1. Fast global clock
2. Bit-perfect deterministic logical state

T. Delbruck, Electronics for Physicists II (Digital)

Synchronous logic

T. Delbruck, Electronics for Physicists II (Digital)

How logic is designed now

Hardware Description Language (VHDL syntax used here)

```

architecture example_arch of example is
    signal CountInternal: unsigned(7 downto 0);
    attribute spmc_set_reset of reset: signal is "true";
begin
    process(clock)
    begin
        if rising_edge(clock) then
            if reset = '1' then
                CountInternal<= to_unsigned(0,0);
            elsif CountInternal<= to_unsigned(7,0) then
                CountInternal<= to_unsigned(0,0);
            else
                CountInternal<= CountInternal+1;
            end if;
        end if;
    end process;
    count<= CountInternal;
end example_arch;
    
```

By using HDLs, industry can design complex chips with >100 million logic elements

T. Delbruck, Electronics for Physicists II (Digital)

Field Programmable Gate Arrays (FPGAs)






- Reconfigurable logic chips with lots of registers, compared with **CPLDs** and **PALs**.
- Range in price from \$10 to \$10,000 per chip depending on number of "gate equivalents".
- They **do not** provide you a processor with instructions, ALU and memory (although you can embed a processor in a larger FPGA).
- Sold by Xilinx, Altera, Lattice, Actel, etc

CPLD = Complex Programmable Logic Device
PAL = Programmable Array Logic


T. Delbruck, Electronics for Physicists II (Digital)

BASYS2 FPGA board Xilinx Spartan 3E XCS100E

T. Delbruck, Electronics for Physicists II (Digital)



- BASYS2 capabilities**
- Xilinx Spartan 3-E FPGA, 100K or 250K gate
 - FPGA features 18-bit multipliers, 72Kbits of fast dual-port block RAM, and 500MHz+ operation
 - USB 2 full-speed port for FPGA configuration and data transfers (using Adept 2.0 software available as a free download)
 - XCF02 Platform Flash ROM that stores FPGA configurations indefinitely
 - User-settable oscillator frequency (25, 50, and 100 MHz), plus socket for a second oscillator
 - Three on-board voltage regulators (1.2V, 2.5V, and 3.3V) that allow use of 3.5V-5.5V external supplies
 - 8 LEDs, 4-digit seven-segment display, four pushbuttons, 8 slide switches, PS/2 port, and a 8-bit VGA port
 - Four 6-pin headers for user I/Os, and attaching Digilent PMOD accessory circuit boards



Spartan 3 XC3S100E

Table 2: Available User I/Os and Differential (Diff) I/O Pairs

Package	VQ100 VQG100		CP132 CPG132		TQ144 TQG144		PQ208 PQG208	
	User	Diff	User	Diff	User	Diff	User	Diff
XC3S100E	66 (7)	30 (2)	83 (11)	35 (2)	108 (28)	40 (4)	-	-

Device datasheet (233 pages...)

XILINX®
Spartan-3E FPGA Family: Data Sheet
Product Specification

DS312 (v3.8) August 26, 2009


Module 1: Spartan-3E FPGA Family: Introduction and Ordering Information
DS312-1 (v3.8) August 26, 2009

- Introduction
- Features
- Architectural Overview
- Package Marking
- Ordering Information

Module 2: Functional Description
DS312-2 (v3.8) August 26, 2009

Module 3: DC and Switching Characteristics
DS312-3 (v3.8) August 26, 2009


- DC Electrical Characteristics
 - Absolute Maximum Ratings
 - Supply Voltage Specifications
 - Recommended Operating Conditions
 - DC Characteristics
- Switching Characteristics
 - I/O Timing
 - SUICE Timing
 - DCM Timing
 - Block RAM Timing
 - Multiplexer Timing





CLBs (Config. Logic Blocks)

Figure 14: CLB Locations

Device	CLB Rows	CLB Columns	CLB Total ⁽¹⁾	Slices	LUTs / Flip-Flops	Equivalent Logic Cells	RAM16 / SRL16	Distributed RAM Bits
XC3S100E	22	16	340	960	1,920	2,160	960	15,360





HelloWorld.v




verilog hardware description language (HDL)

```


module HelloWorld(
    input IN,
    output OUT
);

    assign OUT = IN;

endmodule
    
```



Programming with Adept




Two programming possibilities

1. **PC** – configuration is loaded to FPGA RAM
 - Very fast
2. **ROM** – configuration is written to flash memory
 - Nonvolatile but slow


You must use different clock setup in project settings

Choosing the clock source for programming with Adept




Switch Name	Property Name	Value
-g StartUpClk:	FPGA Start-Up Clock	CCLK
-g DonePipe:	Enable Internal Don...	CCLK
-g DONE_cycle:	Done (Output Events)	User Clock
-g GTS_cycle:	Enable Outputs (Out...	Default (5)
-g GWE_cycle:	Release Write Enable...	Default (8)
-g LCK_cycle:	Wait for DLL Lock (O...	Default (NoWait)
-g DriveDone:	Drive Done Pin High	

Choosing the clock source for programming with Adept



Use CCLK for ROM, JTAG Clock for RAM



Property Name	Value
FPGA Start-Up Clock	CCLK
Enable Internal Don...	CCLK
Done (Output Events)	User Clock
Enable Outputs (Out...	Default (5)

“Gateway” lab exercises

1. [HelloWorld](#) - Making a new project with a *module* and controlling a single LED with a button.
2. [Hello lots of Worlds](#) - making a *bus* to wire all switches to all LEDs; the UCF (User Constraints File).
3. [HelloWorldSynchronous](#) - using *registers* and *wires*, simulation with a verilog *test fixture*; the *sensitivity list* in *always@* in simulation. “If within a module you have a signal that is on the left hand side of an assignment within an ‘always@(...)’ statement, then it needs to be defined as a register (‘reg’)”.
4. [ShiftingTheWorld](#) - synthesizing a shift register with *fd* D-FlipFlops using gate level and behavioral level design; *register transfer level (RTL)* design; *module instantiation*; *signalconcatenation*; introduction to *generate*.
5. [ShiftingManyWorlds](#) - 2d array of shift registers (memory); simulation exercise.
6. [CountingWorlds](#) - simple arithmetic, *multiplexing*.

“Gateway” lab exercises

1. [HelloWorld](#) - Making a new project with a *module* and controlling a single LED with a button.
2. [Hello lots of Worlds](#) - making a *bus* to wire all switches to all LEDs; the UCF (User Constraints File).
3. [HelloWorldSynchronous](#) - using *registers* and *wires*, simulation with a verilog *test fixture*; the *sensitivity list* in *always@* in simulation. “If within a module you have a signal that is on the left hand side of an assignment within an ‘always@(...)’ statement, then it needs to be defined as a register (‘reg’)”.
4. [ShiftingTheWorld](#) - synthesizing a shift register with *fd* D-FlipFlops using gate level and behavioral level design; *register transfer level (RTL)* design; *module instantiation*; *signal concatenation*; introduction to *generate*.
5. [ShiftingManyWorlds](#) - 2d array of shift registers (memory); simulation exercise.

“Gateway” lab exercises

6. [CountingWorlds](#) - simple arithmetic, *multiplexing*.
7. [TimingTheWorld](#) - a second-counter watch using two counters, one clocking the other, both up/down with enable.
8. [DecodingTheWorld](#) - Number representation; 7-segment display *decoder* (see [BASYS2 manual](#)). See [7seg](#) for the code for this exercise.
9. [TimingTheWorldInDecimel](#) - multiple counters, using *generics* to instantiate modules with parameters; revisit *generate*.

© 2013, Department of Electrical & Computer Engineering

“Gateway” lab exercises

10. [ColourTheWorld](#) - *parameters* in generics; VGA display control to generate sync signals and RGB colors (see [BASYS2 manual](#)).
11. [WorldOfStateMachines](#) - making *state machines* using sequential and combinational blocks (switch/case statements) and using ROM modules ([\\$readmemb](#)).
12. [WorldOfLinkedStateMachines](#) - multiple state machines linked by a master state machine.
13. [Snake](#) - a complete snake game.

© 2013, Department of Electrical & Computer Engineering