

number of events over the time-delay position in the FIFO, that in the worst case will be N .

Therefore we have implemented a version of the delay-mapper with reduced capabilities. We apply a 15-bit fixed delay (programmed through USB commands) for all the incoming events that have to be delayed (0 to 0,65s, in 10us steps). In this case the order of the incoming events that have to be delayed is not modified.

The block diagram of this implementation (Figure 2-bottom) is similar to the previous one, but differs in that the FIFO is outside the FPGA, the state machine managing the FIFO does not take care about the correct order in time-delays, and a resource sharing controller is needed between the first and second state machines in order to coordinate the access to the SRAM for mapping table read accesses and for FIFO read and write accesses. Used resources in the FPGA are at 15%, which implies no temporal restrictions after routing the firmware, so no wait states are needed. The time to dispatch an output event is 320ns. The time to insert an event in the FIFO is 60ns. The SRAM access time is 12 ns.

IV. ELEMENTARY MOTION DETECTION

In this section we present a simple experiment where we implement an elementary motion detector (EMD) that requires temporal mapping [15]. The hardware setup consists of a silicon retina [1] which is connected to the delay-mapper. The mapper is configured to map one row (32) of the retina to two different output rows, one of them with no delay (row 32) and the second one with a fixed delay (row 40) for all the events (see Figure 3-top). The output of the delay-mapper is connected to the USB-AERmini2 [12] board for monitoring events using the jAER[14] open-source software. Under jAER an EMD filter has been implemented to characterize the polarity of the events when a motion has been detected depending on the direction of the motion (left or right).




Figure 3. Top: Mapper-delay output for a right to left motion. Bottom: EMD output for a right to left (red) followed by a left to right (green) motion.

An EMD cell correlates the activity of one pixel with the delayed activity of a different spatial pixel. The output of the multiplier is non-zero when there is activity at both pixels. By coding two EMD cells with opposite direction preferences for the two pixels it is possible to distinguish the direction of the motion. The implemented jAER filter processes a packet of monitored AE that come from the delay-mapper. If d is the delay applied by the mapper, and if both pixels (32, y) and pixel (40, $y-n$) have an event, it means that an object

presently at column y , was already present at column $y-n$ d ms ago. So this object is moving in the decreasing direction of the y axis. Figure 3 top shows the output of the delayed and not delayed events. And Figure 3 bottom shows the jAER output of an EMD filter which looks for a right to left motion (red pixels) followed immediately by a left to right motion detection (green pixels). The more recent events are lighter and the older ones are darker. The delay was set to 50ms for all the events, with a 16Kev FIFO in the SRAM of the USB-AER, and EMD detection using 3 pixels between the delayed and no delayed ones for both directions.

V. CONCLUSIONS

This paper presents two implementations of a time-warping mapper firmware for the USB-AER tool. We discuss pros and cons of minimizing resources or minimizing mapping time in the implementations. An example of the use of the mapper is also presented with the evaluation in jAER open-source software of an EMD model based on spikes.

REFERENCES

- [1] P. Lichtsteiner, C. Posch, T. Delbruck, "A 128x128 120dB 15 us Asynchronous Temporal Contrast Vision Sensor". IEEE Journal on Solid-State Circuits, vol. 43, no 2, pp. 566-576, Feb-2008.
- [2] V. Chan, S.C. Liu, A.van Schaik, "AER EAR: A Matched Silicon Cochlea Pair with Address-Event-Representation Interface". IEEE TCAS-I. Vol. 54, No 1. pp. 48-59. Jan-2007.
- [3] R. Serrano-Gotarredona et al. "AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems". NIPS 2005.
- [4] R. Serrano-Gotarredona et al. "On Real-Time AER 2-D Convolutions Hardware for Neuromorphic Spike-Based Cortical Processing. IEEE Trans. on Neural Networks, Vol. 19, No 7, pp. 1196-1219. July-2008.
- [5] P. Hafliger. "Adaptive WTA with an Analog VLSI Neuromorphic Learning Chip". IEEE Transactions on Neural Networks, vol. 18, no 2, pp. 551-572. March-2007.
- [6] G. Indiveri, E. Chicca, R. Douglas. "A VLSI Array of Low-Power Spiking Neurons and Bistable Synapses with Spike-Timing Dependent Plasticity". IEEE Transactions on Neural Networks, vol. 17, no 1, pp 211-221. Jan-2006.
- [7] F. Gomez-Rodriguez, A. Linares-Barranco, et al, "AER Auditory Filtering and CPG for Robot Control". ISCAS 2007.
- [8] R. J. Vogelstein, R. Etienne-Cummings, N.V. Thakor, A. H. Cohen. "Dynamic Control of Spinal Locomotion Circuits". ISCAS 2007.
- [9] A. Linares-Barranco, F. Gomez-Rodriguez, A. Jimenez-Fernandez, T. Delbruck, P. Lichtensteiner. "Using FPGA for Visuo-motor Control with a Silicon Retina and a Humanoid Robot". ISCAS 2007.
- [10] M. Sivilotti, "Wiring Considerations in analog VLSI Systems with Application to Field-Programmable Networks". Ph.D. Thesis, California Institute of Technology, Pasadena CA, 1991.
- [11] K. A. Boahen. "Communicating Neuronal Ensembles between Neuromorphic Chips". Neuromorphic Systems. Kluwer Academic Publishers, Boston 1998.
- [12] R. Berner et al. "A 5 Meps \$100 USB2.0 Address-Event Monitor-Sequencer Interface". ISCAS 2007.
- [13] F. Gomez-Rodriguez, R. Paz, A. Linares-Barranco, M. Rivas, L. Miro, S. Vicente, G. Jimenez, A. Civit. "AER Tools for Communications and Debugging". ISCAS 2006.
- [14] jAER Sourceforge Open Source Project. <http://jaer.wiki.sourceforge.net>
- [15] B. Hassenstein and W. Reichardt. "Systemtheoretische Analyse der Zeit-, Reihenfolgen-, und Vorzeichenauswertung bei der Bewegungsperezeption des Rüsselkäfers Chlorophanus". Z. Naturforsch. 11b, pp. 513-524, 1956.
- [16] D.H. Goldberg et al. "Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons". Neural Networks. Vol 14, No 6-7, pp. 781-793. Jul-2001
- [17] H.K. Riis et al. "An Asynchronous 4-to-4 AER Mapper". Proc. of IWANN 2005. LNCS 3512. pp. 494-501. ISBN 3-540-26208-3
- [18] R.J. Vogelstein et al. "Dynamically Reconfigurable Silicon Array of Spiking Neurons With Conductance-Based Synapses". IEEE TNN. Vol. 18, No 1, pp 253-265. Jan-2007